¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 296 97  test plusargs value plusargs JMJS 24.9.5 333 96  color text JMJS 24.7.13 350 95  draw_hexa.v JMJS 10.6.17 2526 94  jmjsxram3.v JMJS 10.4.9 2358 93  Verilog document JMJS 11.1.24 2973 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2542 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3968 90  gtkwave PC version JMJS 09.3.30 2338 89  ncsim option example JMJS 08.12.1 4713 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2316 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6525 86  ncverilog option example JMJS 10.6.8 8168 85  [Verilog]Latch example JMJS 08.12.1 2909 84  Pad verilog example JMJS 01.3.16 4845 83  [ModelSim] vector JMJS 01.3.16 2527 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2797 81  [temp]PIPE JMJS 08.10.2 2181 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2269 79  YCbCr2RGB.v JMJS 10.5.12 2452 78  [VHDL]rom64x8 JMJS 09.3.27 2018 77  [function]vector_compare JMJS 02.6.19 1926 76  [function]vector2integer JMJS 02.6.19 2109 75  [VHDL]ram8x4x8 JMJS 08.12.1 1892 74  [¿¹]shift JMJS 02.6.19 2317 73  test JMJS 09.7.20 2134 72  test JMJS 09.7.20 1777 71  test JMJS 09.7.20 1851 70  test JMJS 09.7.20 1949 69  test JMJS 09.7.20 1990 68  test JMJS 09.7.20 1926 67  test JMJS 09.7.20 1863 66  test JMJS 09.7.20 1817 65  test JMJS 09.7.20 1918 64  test JMJS 09.7.20 2130 63  test JMJS 09.7.20 2156 62  test JMJS 09.7.20 2072 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3858 60  test JMJS 09.7.20 1713 59  test JMJS 09.7.20 1955 58  test JMJS 09.7.20 1896 57  test JMJS 09.7.20 1864 56  test JMJS 09.7.20 1905 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2409 54  [verilog]create_generated_clock JMJS 15.4.28 2387 53  [Verilog]JDIFF JMJS 14.7.4 1715 52  [verilog]parameter definition JMJS 14.3.5 2013 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4945 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2658 49  Verdi JMJS 10.4.22 3478 48  draw hexa JMJS 10.4.9 2025 47  asfifo - Async FIFO JMJS 10.4.8 1896 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3568 45  synplify batch JMJS 10.3.8 2708 44  ÀüÀڽðè Type A JMJS 08.11.28 2221 43  I2C Webpage JMJS 08.2.25 2058 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6209 41  [Verilog]vstring JMJS 17.9.27 2274 40  Riviera Simple Case JMJS 09.4.29 3364 39  [VHDL]DES Example JMJS 07.6.15 3204 38  [verilog]RAM example JMJS 09.6.5 2978 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2241 36  Jamie's VHDL Handbook JMJS 08.11.28 2899 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3505 34  RTL Job JMJS 09.4.29 2403 33  [VHDL]type example - package TYPES JMJS 06.2.2 1948 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9575 30  [verilog]array_module JMJS 05.12.8 2466 29  [verilog-2001]generate JMJS 05.12.8 3600 28  protected JMJS 05.11.18 2253 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3030 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2021 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2653 23  Array Of Array JMJS 04.8.16 2171 22  dumpfile, dumpvars JMJS 04.7.19 3838 21  Vending Machine Jamie 02.12.16 10280 20  Mini Vending Machine1 Jamie 02.12.10 7161 19  Mini Vending Machine Jamie 02.12.6 10011 18  Key Jamie 02.11.29 5177 17  Stop Watch Jamie 02.11.25 5790 16  Mealy Machine Jamie 02.8.29 6922 15  Moore Machine Jamie 02.8.29 18258 14  Up Down Counter Jamie 02.8.29 4273 13  Up Counter Jamie 02.8.29 2969 12  Edge Detecter Jamie 02.8.29 3192 11  Concept4 Jamie 02.8.28 2212 10  Concept3 Jamie 02.8.28 2262 9  Concept2_1 Jamie 02.8.28 2157 8  Concept2 Jamie 02.8.28 2244 7  Concept1 Jamie 02.8.26 2343 6  Tri State Buffer Jamie 02.8.26 3801 5  8x3 Encoder Jamie 02.8.28 4405 4  3x8 Decoder Jamie 02.8.28 4033 3  4bit Comparator Jamie 02.8.26 3410 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5637 1  Two Input Logic Jamie 02.8.26 2651 [1]