¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 173 97  test plusargs value plusargs JMJS 24.9.5 242 96  color text JMJS 24.7.13 244 95  draw_hexa.v JMJS 10.6.17 2449 94  jmjsxram3.v JMJS 10.4.9 2175 93  Verilog document JMJS 11.1.24 2785 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2374 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3788 90  gtkwave PC version JMJS 09.3.30 2122 89  ncsim option example JMJS 08.12.1 4510 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2145 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6452 86  ncverilog option example JMJS 10.6.8 7966 85  [Verilog]Latch example JMJS 08.12.1 2724 84  Pad verilog example JMJS 01.3.16 4654 83  [ModelSim] vector JMJS 01.3.16 2340 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2624 81  [temp]PIPE JMJS 08.10.2 1991 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2063 79  YCbCr2RGB.v JMJS 10.5.12 2296 78  [VHDL]rom64x8 JMJS 09.3.27 1880 77  [function]vector_compare JMJS 02.6.19 1828 76  [function]vector2integer JMJS 02.6.19 1920 75  [VHDL]ram8x4x8 JMJS 08.12.1 1793 74  [¿¹]shift JMJS 02.6.19 2156 73  test JMJS 09.7.20 1947 72  test JMJS 09.7.20 1720 71  test JMJS 09.7.20 1659 70  test JMJS 09.7.20 1757 69  test JMJS 09.7.20 1798 68  test JMJS 09.7.20 1739 67  test JMJS 09.7.20 1653 66  test JMJS 09.7.20 1630 65  test JMJS 09.7.20 1730 64  test JMJS 09.7.20 1951 63  test JMJS 09.7.20 1972 62  test JMJS 09.7.20 1873 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3684 60  test JMJS 09.7.20 1654 59  test JMJS 09.7.20 1756 58  test JMJS 09.7.20 1724 57  test JMJS 09.7.20 1683 56  test JMJS 09.7.20 1721 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2323 54  [verilog]create_generated_clock JMJS 15.4.28 2315 53  [Verilog]JDIFF JMJS 14.7.4 1579 52  [verilog]parameter definition JMJS 14.3.5 1848 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4806 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2578 49  Verdi JMJS 10.4.22 3295 48  draw hexa JMJS 10.4.9 1932 47  asfifo - Async FIFO JMJS 10.4.8 1775 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3409 45  synplify batch JMJS 10.3.8 2512 44  ÀüÀڽðè Type A JMJS 08.11.28 2026 43  I2C Webpage JMJS 08.2.25 1875 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6036 41  [Verilog]vstring JMJS 17.9.27 2119 40  Riviera Simple Case JMJS 09.4.29 3247 39  [VHDL]DES Example JMJS 07.6.15 3009 38  [verilog]RAM example JMJS 09.6.5 2766 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2050 36  Jamie's VHDL Handbook JMJS 08.11.28 2724 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3347 34  RTL Job JMJS 09.4.29 2189 33  [VHDL]type example - package TYPES JMJS 06.2.2 1859 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9397 30  [verilog]array_module JMJS 05.12.8 2329 29  [verilog-2001]generate JMJS 05.12.8 3413 28  protected JMJS 05.11.18 2091 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2902 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1922 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2525 23  Array Of Array JMJS 04.8.16 2038 22  dumpfile, dumpvars JMJS 04.7.19 3640 21  Vending Machine Jamie 02.12.16 10114 20  Mini Vending Machine1 Jamie 02.12.10 6996 19  Mini Vending Machine Jamie 02.12.6 9849 18  Key Jamie 02.11.29 5012 17  Stop Watch Jamie 02.11.25 5703 16  Mealy Machine Jamie 02.8.29 6770 15  Moore Machine Jamie 02.8.29 17998 14  Up Down Counter Jamie 02.8.29 4104 13  Up Counter Jamie 02.8.29 2804 12  Edge Detecter Jamie 02.8.29 3013 11  Concept4 Jamie 02.8.28 2134 10  Concept3 Jamie 02.8.28 2099 9  Concept2_1 Jamie 02.8.28 1986 8  Concept2 Jamie 02.8.28 2077 7  Concept1 Jamie 02.8.26 2287 6  Tri State Buffer Jamie 02.8.26 3576 5  8x3 Encoder Jamie 02.8.28 4196 4  3x8 Decoder Jamie 02.8.28 3862 3  4bit Comparator Jamie 02.8.26 3240 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5578 1  Two Input Logic Jamie 02.8.26 2484 [1]