¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 297 97  test plusargs value plusargs JMJS 24.9.5 334 96  color text JMJS 24.7.13 358 95  draw_hexa.v JMJS 10.6.17 2529 94  jmjsxram3.v JMJS 10.4.9 2374 93  Verilog document JMJS 11.1.24 2979 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2553 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3978 90  gtkwave PC version JMJS 09.3.30 2348 89  ncsim option example JMJS 08.12.1 4723 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2323 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6530 86  ncverilog option example JMJS 10.6.8 8177 85  [Verilog]Latch example JMJS 08.12.1 2916 84  Pad verilog example JMJS 01.3.16 4860 83  [ModelSim] vector JMJS 01.3.16 2536 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2806 81  [temp]PIPE JMJS 08.10.2 2195 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2277 79  YCbCr2RGB.v JMJS 10.5.12 2467 78  [VHDL]rom64x8 JMJS 09.3.27 2035 77  [function]vector_compare JMJS 02.6.19 1934 76  [function]vector2integer JMJS 02.6.19 2117 75  [VHDL]ram8x4x8 JMJS 08.12.1 1897 74  [¿¹]shift JMJS 02.6.19 2323 73  test JMJS 09.7.20 2143 72  test JMJS 09.7.20 1778 71  test JMJS 09.7.20 1866 70  test JMJS 09.7.20 1961 69  test JMJS 09.7.20 2005 68  test JMJS 09.7.20 1935 67  test JMJS 09.7.20 1876 66  test JMJS 09.7.20 1824 65  test JMJS 09.7.20 1930 64  test JMJS 09.7.20 2141 63  test JMJS 09.7.20 2169 62  test JMJS 09.7.20 2082 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3865 60  test JMJS 09.7.20 1715 59  test JMJS 09.7.20 1970 58  test JMJS 09.7.20 1911 57  test JMJS 09.7.20 1873 56  test JMJS 09.7.20 1916 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2419 54  [verilog]create_generated_clock JMJS 15.4.28 2391 53  [Verilog]JDIFF JMJS 14.7.4 1727 52  [verilog]parameter definition JMJS 14.3.5 2021 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4956 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2661 49  Verdi JMJS 10.4.22 3487 48  draw hexa JMJS 10.4.9 2032 47  asfifo - Async FIFO JMJS 10.4.8 1900 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3575 45  synplify batch JMJS 10.3.8 2722 44  ÀüÀڽðè Type A JMJS 08.11.28 2236 43  I2C Webpage JMJS 08.2.25 2071 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6216 41  [Verilog]vstring JMJS 17.9.27 2285 40  Riviera Simple Case JMJS 09.4.29 3372 39  [VHDL]DES Example JMJS 07.6.15 3219 38  [verilog]RAM example JMJS 09.6.5 2993 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2249 36  Jamie's VHDL Handbook JMJS 08.11.28 2909 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3514 34  RTL Job JMJS 09.4.29 2419 33  [VHDL]type example - package TYPES JMJS 06.2.2 1953 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9582 30  [verilog]array_module JMJS 05.12.8 2475 29  [verilog-2001]generate JMJS 05.12.8 3612 28  protected JMJS 05.11.18 2263 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 3038 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 2038 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2659 23  Array Of Array JMJS 04.8.16 2182 22  dumpfile, dumpvars JMJS 04.7.19 3847 21  Vending Machine Jamie 02.12.16 10292 20  Mini Vending Machine1 Jamie 02.12.10 7171 19  Mini Vending Machine Jamie 02.12.6 10016 18  Key Jamie 02.11.29 5187 17  Stop Watch Jamie 02.11.25 5793 16  Mealy Machine Jamie 02.8.29 6929 15  Moore Machine Jamie 02.8.29 18269 14  Up Down Counter Jamie 02.8.29 4287 13  Up Counter Jamie 02.8.29 2981 12  Edge Detecter Jamie 02.8.29 3199 11  Concept4 Jamie 02.8.28 2216 10  Concept3 Jamie 02.8.28 2271 9  Concept2_1 Jamie 02.8.28 2165 8  Concept2 Jamie 02.8.28 2251 7  Concept1 Jamie 02.8.26 2344 6  Tri State Buffer Jamie 02.8.26 3812 5  8x3 Encoder Jamie 02.8.28 4412 4  3x8 Decoder Jamie 02.8.28 4037 3  4bit Comparator Jamie 02.8.26 3421 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5639 1  Two Input Logic Jamie 02.8.26 2663 [1]