LogIn E-mail
설계이야기
사과장수 
Study-HDL 
Script Tip 
Perl Tip 
C Memo 
Python 
[Verilog]Latch example
# 85 JMJS    08.12.1 14:11

always @(a,b)
        case(a)
        2'd1: c<=b+1;
        default: c<=c;
endcase
게시물: 93 건, 현재: 1 / 1 쪽
[1]
번호 제       목 작성자 등록일 방문
95  draw_hexa.v JMJS 10.6.17 2128
94  jmjsxram3.v JMJS 10.4.9 1859
93  Verilog document JMJS 11.1.24 2443
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2008
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3497
90  gtkwave PC version JMJS 09.3.30 1792
89  ncsim option example JMJS 08.12.1 4189
88  [영상]keywords for web search JMJS 08.12.1 1825
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6192
86  ncverilog option example JMJS 10.6.8 7585
85  [Verilog]Latch example JMJS 08.12.1 2411
84  Pad verilog example JMJS 01.3.16 4366
83  [ModelSim] vector JMJS 01.3.16 2019
82  RTL Code 분석순서 JMJS 09.4.29 2319
81  [temp]PIPE JMJS 08.10.2 1694
80  [temp]always-forever 무한루프 JMJS 08.10.2 1753
79  YCbCr2RGB.v JMJS 10.5.12 1972
78  [VHDL]rom64x8 JMJS 09.3.27 1581
77  [function]vector_compare JMJS 02.6.19 1547
76  [function]vector2integer JMJS 02.6.19 1620
75  [VHDL]ram8x4x8 JMJS 08.12.1 1481
74  [예]shift JMJS 02.6.19 1858
73  test JMJS 09.7.20 1612
72  test JMJS 09.7.20 1433
71  test JMJS 09.7.20 1379
70  test JMJS 09.7.20 1464
69  test JMJS 09.7.20 1497
68  test JMJS 09.7.20 1427
67  test JMJS 09.7.20 1343
66  test JMJS 09.7.20 1312
65  test JMJS 09.7.20 1407
64  test JMJS 09.7.20 1691
63  test JMJS 09.7.20 1674
62  test JMJS 09.7.20 1596
61  VHDL의 연산자 우선순위 JMJS 09.7.20 3516
60  test JMJS 09.7.20 1328
59  test JMJS 09.7.20 1424
58  test JMJS 09.7.20 1462
57  test JMJS 09.7.20 1379
56  test JMJS 09.7.20 1427
55  verilog 학과 샘플강의 JMJS 16.5.30 2129
54  [verilog]create_generated_clock JMJS 15.4.28 2036
53  [Verilog]JDIFF JMJS 14.7.4 1298
52  [verilog]parameter definition JMJS 14.3.5 1553
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4531
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2289
49  Verdi JMJS 10.4.22 2961
48  draw hexa JMJS 10.4.9 1643
47  asfifo - Async FIFO JMJS 10.4.8 1464
46  VHDL을 이용한 회로설계의 장점 JMJS 02.3.14 3146
45  synplify batch JMJS 10.3.8 2226
44  전자시계 Type A JMJS 08.11.28 1723
43  I2C Webpage JMJS 08.2.25 1590
42  PC에서 간단히 Verilog 실행해보기 (Icarus Verilog) JMJS 13.1.14 6017
41  [Verilog]vstring JMJS 17.9.27 1831
40  Riviera Simple Case JMJS 09.4.29 3011
39  [VHDL]DES Example JMJS 07.6.15 2720
38  [verilog]RAM example JMJS 09.6.5 2506
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 1731
36  Jamie's VHDL Handbook JMJS 08.11.28 2385
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3014
34  RTL Job JMJS 09.4.29 1874
33  [VHDL]type example - package TYPES JMJS 06.2.2 1564
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9563
30  [verilog]array_module JMJS 05.12.8 1944
29  [verilog-2001]generate JMJS 05.12.8 3182
28  protected JMJS 05.11.18 1763
27  design에 latch가 있으면 안되나요? JMJS 09.7.20 2610
26  bus의 데이타를 각 bit별로 출력하는 방법은? JMJS 04.11.9 1650
25  component를 생성해서 다른 곳에서 호출하는 방법 JMJS 04.11.4 2201
23  Array Of Array JMJS 04.8.16 1770
22  dumpfile, dumpvars JMJS 04.7.19 3400
21  Vending Machine Jamie 02.12.16 10009
20  Mini Vending Machine1 Jamie 02.12.10 6732
19  Mini Vending Machine Jamie 02.12.6 9659
18  Key Jamie 02.11.29 4778
17  Stop Watch Jamie 02.11.25 5494
16  Mealy Machine Jamie 02.8.29 6554
15  Moore Machine Jamie 02.8.29 17258
14  Up Down Counter Jamie 02.8.29 3781
13  Up Counter Jamie 02.8.29 2508
12  Edge Detecter Jamie 02.8.29 2765
11  Concept4 Jamie 02.8.28 1849
10  Concept3 Jamie 02.8.28 1805
9  Concept2_1 Jamie 02.8.28 1701
8  Concept2 Jamie 02.8.28 1769
7  Concept1 Jamie 02.8.26 1995
6  Tri State Buffer Jamie 02.8.26 3299
5  8x3 Encoder Jamie 02.8.28 3949
4  3x8 Decoder Jamie 02.8.28 3634
3  4bit Comparator Jamie 02.8.26 2994
2  가위 바위 보 게임 Jamie 02.8.26 5402
1  Two Input Logic Jamie 02.8.26 2223
[1]