¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 142 97  test plusargs value plusargs JMJS 24.9.5 207 96  color text JMJS 24.7.13 213 95  draw_hexa.v JMJS 10.6.17 2410 94  jmjsxram3.v JMJS 10.4.9 2140 93  Verilog document JMJS 11.1.24 2734 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2275 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3757 90  gtkwave PC version JMJS 09.3.30 2076 89  ncsim option example JMJS 08.12.1 4468 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2080 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6411 86  ncverilog option example JMJS 10.6.8 7892 85  [Verilog]Latch example JMJS 08.12.1 2689 84  Pad verilog example JMJS 01.3.16 4610 83  [ModelSim] vector JMJS 01.3.16 2289 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2585 81  [temp]PIPE JMJS 08.10.2 1943 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2028 79  YCbCr2RGB.v JMJS 10.5.12 2239 78  [VHDL]rom64x8 JMJS 09.3.27 1844 77  [function]vector_compare JMJS 02.6.19 1794 76  [function]vector2integer JMJS 02.6.19 1863 75  [VHDL]ram8x4x8 JMJS 08.12.1 1753 74  [¿¹]shift JMJS 02.6.19 2113 73  test JMJS 09.7.20 1903 72  test JMJS 09.7.20 1691 71  test JMJS 09.7.20 1619 70  test JMJS 09.7.20 1715 69  test JMJS 09.7.20 1762 68  test JMJS 09.7.20 1692 67  test JMJS 09.7.20 1612 66  test JMJS 09.7.20 1566 65  test JMJS 09.7.20 1684 64  test JMJS 09.7.20 1911 63  test JMJS 09.7.20 1918 62  test JMJS 09.7.20 1837 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3637 60  test JMJS 09.7.20 1624 59  test JMJS 09.7.20 1708 58  test JMJS 09.7.20 1685 57  test JMJS 09.7.20 1627 56  test JMJS 09.7.20 1677 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2293 54  [verilog]create_generated_clock JMJS 15.4.28 2281 53  [Verilog]JDIFF JMJS 14.7.4 1548 52  [verilog]parameter definition JMJS 14.3.5 1811 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4771 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2546 49  Verdi JMJS 10.4.22 3221 48  draw hexa JMJS 10.4.9 1890 47  asfifo - Async FIFO JMJS 10.4.8 1712 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3370 45  synplify batch JMJS 10.3.8 2470 44  ÀüÀڽðè Type A JMJS 08.11.28 1983 43  I2C Webpage JMJS 08.2.25 1835 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 5996 41  [Verilog]vstring JMJS 17.9.27 2072 40  Riviera Simple Case JMJS 09.4.29 3206 39  [VHDL]DES Example JMJS 07.6.15 2965 38  [verilog]RAM example JMJS 09.6.5 2731 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2009 36  Jamie's VHDL Handbook JMJS 08.11.28 2663 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3314 34  RTL Job JMJS 09.4.29 2145 33  [VHDL]type example - package TYPES JMJS 06.2.2 1819 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9348 30  [verilog]array_module JMJS 05.12.8 2285 29  [verilog-2001]generate JMJS 05.12.8 3382 28  protected JMJS 05.11.18 2046 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2856 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1890 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2473 23  Array Of Array JMJS 04.8.16 1982 22  dumpfile, dumpvars JMJS 04.7.19 3600 21  Vending Machine Jamie 02.12.16 10073 20  Mini Vending Machine1 Jamie 02.12.10 6948 19  Mini Vending Machine Jamie 02.12.6 9773 18  Key Jamie 02.11.29 4972 17  Stop Watch Jamie 02.11.25 5675 16  Mealy Machine Jamie 02.8.29 6723 15  Moore Machine Jamie 02.8.29 17948 14  Up Down Counter Jamie 02.8.29 4063 13  Up Counter Jamie 02.8.29 2761 12  Edge Detecter Jamie 02.8.29 2968 11  Concept4 Jamie 02.8.28 2104 10  Concept3 Jamie 02.8.28 2055 9  Concept2_1 Jamie 02.8.28 1940 8  Concept2 Jamie 02.8.28 2011 7  Concept1 Jamie 02.8.26 2234 6  Tri State Buffer Jamie 02.8.26 3535 5  8x3 Encoder Jamie 02.8.28 4149 4  3x8 Decoder Jamie 02.8.28 3827 3  4bit Comparator Jamie 02.8.26 3205 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5547 1  Two Input Logic Jamie 02.8.26 2452 [1]