¼³°èÀ̾߱â
»ç°úÀå¼ö
Study-HDL
Script Tip
Perl Tip
C Memo
Python
[Verilog]Latch example
#
85
JMJS
08.12.1 14:11
always @(a,b)
case(a)
2'd1: c<=b+1;
default: c<=c;
endcase
°Ô½Ã¹°: 93 °Ç, ÇöÀç: 1 / 1 ÂÊ
[1]
¹øÈ£
Á¦ ¸ñ
ÀÛ¼ºÀÚ
µî·ÏÀÏ
¹æ¹®
95
draw_hexa.v
JMJS
10.6.17
2343
94
jmjsxram3.v
JMJS
10.4.9
2052
93
Verilog document
JMJS
11.1.24
2637
92
[verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3;
JMJS
09.3.31
2222
91
[verilog]forever, repeat, strobe, realtime, ...
JMJS
09.7.6
3722
90
gtkwave PC version
JMJS
09.3.30
1978
89
ncsim option example
JMJS
08.12.1
4392
88
[¿µ»ó]keywords for web search
JMJS
08.12.1
2014
87
[Verilog]fdisplay fopen fscanf
JMJS
11.1.24
6399
86
ncverilog option example
JMJS
10.6.8
7799
85
[Verilog]Latch example
JMJS
08.12.1
2594
84
Pad verilog example
JMJS
01.3.16
4585
83
[ModelSim] vector
JMJS
01.3.16
2214
82
RTL Code ºÐ¼®¼ø¼
JMJS
09.4.29
2496
81
[temp]PIPE
JMJS
08.10.2
1855
80
[temp]always-forever ¹«ÇÑ·çÇÁ
JMJS
08.10.2
1943
79
YCbCr2RGB.v
JMJS
10.5.12
2143
78
[VHDL]rom64x8
JMJS
09.3.27
1739
77
[function]vector_compare
JMJS
02.6.19
1698
76
[function]vector2integer
JMJS
02.6.19
1796
75
[VHDL]ram8x4x8
JMJS
08.12.1
1652
74
[¿¹]shift
JMJS
02.6.19
2021
73
test
JMJS
09.7.20
1770
72
test
JMJS
09.7.20
1593
71
test
JMJS
09.7.20
1526
70
test
JMJS
09.7.20
1621
69
test
JMJS
09.7.20
1669
68
test
JMJS
09.7.20
1577
67
test
JMJS
09.7.20
1484
66
test
JMJS
09.7.20
1461
65
test
JMJS
09.7.20
1557
64
test
JMJS
09.7.20
1842
63
test
JMJS
09.7.20
1836
62
test
JMJS
09.7.20
1747
61
VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§
JMJS
09.7.20
3697
60
test
JMJS
09.7.20
1514
59
test
JMJS
09.7.20
1566
58
test
JMJS
09.7.20
1607
57
test
JMJS
09.7.20
1533
56
test
JMJS
09.7.20
1576
55
verilog Çаú »ùÇðÀÇ
JMJS
16.5.30
2329
54
[verilog]create_generated_clock
JMJS
15.4.28
2217
53
[Verilog]JDIFF
JMJS
14.7.4
1457
52
[verilog]parameter definition
JMJS
14.3.5
1720
51
[verilog]sformat fopen fscanf fwrite fclose
JMJS
12.1.31
4696
50
Verilog File I/0,Verilog file handling
JMJS
12.1.30
2498
49
Verdi
JMJS
10.4.22
3165
48
draw hexa
JMJS
10.4.9
1795
47
asfifo - Async FIFO
JMJS
10.4.8
1617
46
VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡
JMJS
02.3.14
3308
45
synplify batch
JMJS
10.3.8
2375
44
ÀüÀڽðè Type A
JMJS
08.11.28
1863
43
I2C Webpage
JMJS
08.2.25
1739
42
PC¿¡¼ °£´ÜÈ÷ Verilog ½ÇÇàÇØº¸±â (Icarus Verilog)
JMJS
13.1.14
6239
41
[Verilog]vstring
JMJS
17.9.27
2014
40
Riviera Simple Case
JMJS
09.4.29
3176
39
[VHDL]DES Example
JMJS
07.6.15
2863
38
[verilog]RAM example
JMJS
09.6.5
2669
37
ROM example [VerilogHDL, RTL]
JMJS
04.5.27
1886
36
Jamie's VHDL Handbook
JMJS
08.11.28
2527
35
Dualport RAM example [VerilogHDL, RTL]
JMJS
04.5.27
3175
34
RTL Job
JMJS
09.4.29
2031
33
[VHDL]type example - package TYPES
JMJS
06.2.2
1717
32
[verilog]`define `ifdef `elsif `else `endif ...
JMJS
22.6.13
9745
30
[verilog]array_module
JMJS
05.12.8
2104
29
[verilog-2001]generate
JMJS
05.12.8
3375
28
protected
JMJS
05.11.18
1936
27
design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä?
JMJS
09.7.20
2773
26
busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº?
JMJS
04.11.9
1805
25
component¸¦ »ý¼ºÇؼ ´Ù¸¥ °÷¿¡¼ È£ÃâÇÏ´Â ¹æ¹ý
JMJS
04.11.4
2350
23
Array Of Array
JMJS
04.8.16
1936
22
dumpfile, dumpvars
JMJS
04.7.19
3561
21
Vending Machine
Jamie
02.12.16
10181
20
Mini Vending Machine1
Jamie
02.12.10
6868
19
Mini Vending Machine
Jamie
02.12.6
9804
18
Key
Jamie
02.11.29
4955
17
Stop Watch
Jamie
02.11.25
5720
16
Mealy Machine
Jamie
02.8.29
6705
15
Moore Machine
Jamie
02.8.29
17415
14
Up Down Counter
Jamie
02.8.29
3940
13
Up Counter
Jamie
02.8.29
2647
12
Edge Detecter
Jamie
02.8.29
2901
11
Concept4
Jamie
02.8.28
2021
10
Concept3
Jamie
02.8.28
1956
9
Concept2_1
Jamie
02.8.28
1842
8
Concept2
Jamie
02.8.28
1904
7
Concept1
Jamie
02.8.26
2149
6
Tri State Buffer
Jamie
02.8.26
3445
5
8x3 Encoder
Jamie
02.8.28
4108
4
3x8 Decoder
Jamie
02.8.28
3807
3
4bit Comparator
Jamie
02.8.26
3151
2
°¡À§ ¹ÙÀ§ º¸ °ÔÀÓ
Jamie
02.8.26
5578
1
Two Input Logic
Jamie
02.8.26
2383
[1]