¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 169 97  test plusargs value plusargs JMJS 24.9.5 238 96  color text JMJS 24.7.13 241 95  draw_hexa.v JMJS 10.6.17 2444 94  jmjsxram3.v JMJS 10.4.9 2171 93  Verilog document JMJS 11.1.24 2776 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2363 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3783 90  gtkwave PC version JMJS 09.3.30 2111 89  ncsim option example JMJS 08.12.1 4505 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2135 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6447 86  ncverilog option example JMJS 10.6.8 7955 85  [Verilog]Latch example JMJS 08.12.1 2718 84  Pad verilog example JMJS 01.3.16 4647 83  [ModelSim] vector JMJS 01.3.16 2332 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2620 81  [temp]PIPE JMJS 08.10.2 1980 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2058 79  YCbCr2RGB.v JMJS 10.5.12 2289 78  [VHDL]rom64x8 JMJS 09.3.27 1874 77  [function]vector_compare JMJS 02.6.19 1824 76  [function]vector2integer JMJS 02.6.19 1911 75  [VHDL]ram8x4x8 JMJS 08.12.1 1789 74  [¿¹]shift JMJS 02.6.19 2149 73  test JMJS 09.7.20 1939 72  test JMJS 09.7.20 1716 71  test JMJS 09.7.20 1650 70  test JMJS 09.7.20 1746 69  test JMJS 09.7.20 1792 68  test JMJS 09.7.20 1727 67  test JMJS 09.7.20 1643 66  test JMJS 09.7.20 1616 65  test JMJS 09.7.20 1720 64  test JMJS 09.7.20 1947 63  test JMJS 09.7.20 1963 62  test JMJS 09.7.20 1869 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3676 60  test JMJS 09.7.20 1651 59  test JMJS 09.7.20 1747 58  test JMJS 09.7.20 1715 57  test JMJS 09.7.20 1674 56  test JMJS 09.7.20 1710 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2320 54  [verilog]create_generated_clock JMJS 15.4.28 2311 53  [Verilog]JDIFF JMJS 14.7.4 1575 52  [verilog]parameter definition JMJS 14.3.5 1840 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4802 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2575 49  Verdi JMJS 10.4.22 3282 48  draw hexa JMJS 10.4.9 1927 47  asfifo - Async FIFO JMJS 10.4.8 1769 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3401 45  synplify batch JMJS 10.3.8 2503 44  ÀüÀڽðè Type A JMJS 08.11.28 2015 43  I2C Webpage JMJS 08.2.25 1869 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6026 41  [Verilog]vstring JMJS 17.9.27 2112 40  Riviera Simple Case JMJS 09.4.29 3240 39  [VHDL]DES Example JMJS 07.6.15 2996 38  [verilog]RAM example JMJS 09.6.5 2761 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2040 36  Jamie's VHDL Handbook JMJS 08.11.28 2714 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3341 34  RTL Job JMJS 09.4.29 2182 33  [VHDL]type example - package TYPES JMJS 06.2.2 1855 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9385 30  [verilog]array_module JMJS 05.12.8 2323 29  [verilog-2001]generate JMJS 05.12.8 3409 28  protected JMJS 05.11.18 2082 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2893 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1918 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2515 23  Array Of Array JMJS 04.8.16 2029 22  dumpfile, dumpvars JMJS 04.7.19 3633 21  Vending Machine Jamie 02.12.16 10104 20  Mini Vending Machine1 Jamie 02.12.10 6989 19  Mini Vending Machine Jamie 02.12.6 9841 18  Key Jamie 02.11.29 5006 17  Stop Watch Jamie 02.11.25 5699 16  Mealy Machine Jamie 02.8.29 6762 15  Moore Machine Jamie 02.8.29 17987 14  Up Down Counter Jamie 02.8.29 4097 13  Up Counter Jamie 02.8.29 2793 12  Edge Detecter Jamie 02.8.29 3001 11  Concept4 Jamie 02.8.28 2131 10  Concept3 Jamie 02.8.28 2093 9  Concept2_1 Jamie 02.8.28 1975 8  Concept2 Jamie 02.8.28 2065 7  Concept1 Jamie 02.8.26 2282 6  Tri State Buffer Jamie 02.8.26 3567 5  8x3 Encoder Jamie 02.8.28 4186 4  3x8 Decoder Jamie 02.8.28 3858 3  4bit Comparator Jamie 02.8.26 3234 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5575 1  Two Input Logic Jamie 02.8.26 2479 [1]