LogIn E-mail
설계이야기
사과장수 
Study-HDL 
Script Tip 
Perl Tip 
C Memo 
Python 
[Verilog]Latch example
# 85 JMJS    08.12.1 14:11

always @(a,b)
        case(a)
        2'd1: c<=b+1;
        default: c<=c;
endcase
게시물: 93 건, 현재: 1 / 1 쪽
[1]
번호 제       목 작성자 등록일 방문
95  draw_hexa.v JMJS 10.6.17 2210
94  jmjsxram3.v JMJS 10.4.9 1929
93  Verilog document JMJS 11.1.24 2508
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2083
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3588
90  gtkwave PC version JMJS 09.3.30 1860
89  ncsim option example JMJS 08.12.1 4258
88  [영상]keywords for web search JMJS 08.12.1 1885
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6266
86  ncverilog option example JMJS 10.6.8 7671
85  [Verilog]Latch example JMJS 08.12.1 2480
84  Pad verilog example JMJS 01.3.16 4454
83  [ModelSim] vector JMJS 01.3.16 2095
82  RTL Code 분석순서 JMJS 09.4.29 2393
81  [temp]PIPE JMJS 08.10.2 1766
80  [temp]always-forever 무한루프 JMJS 08.10.2 1821
79  YCbCr2RGB.v JMJS 10.5.12 2048
78  [VHDL]rom64x8 JMJS 09.3.27 1649
77  [function]vector_compare JMJS 02.6.19 1606
76  [function]vector2integer JMJS 02.6.19 1691
75  [VHDL]ram8x4x8 JMJS 08.12.1 1559
74  [예]shift JMJS 02.6.19 1927
73  test JMJS 09.7.20 1678
72  test JMJS 09.7.20 1501
71  test JMJS 09.7.20 1437
70  test JMJS 09.7.20 1528
69  test JMJS 09.7.20 1574
68  test JMJS 09.7.20 1488
67  test JMJS 09.7.20 1402
66  test JMJS 09.7.20 1379
65  test JMJS 09.7.20 1474
64  test JMJS 09.7.20 1758
63  test JMJS 09.7.20 1744
62  test JMJS 09.7.20 1664
61  VHDL의 연산자 우선순위 JMJS 09.7.20 3597
60  test JMJS 09.7.20 1402
59  test JMJS 09.7.20 1485
58  test JMJS 09.7.20 1522
57  test JMJS 09.7.20 1447
56  test JMJS 09.7.20 1488
55  verilog 학과 샘플강의 JMJS 16.5.30 2204
54  [verilog]create_generated_clock JMJS 15.4.28 2097
53  [Verilog]JDIFF JMJS 14.7.4 1367
52  [verilog]parameter definition JMJS 14.3.5 1623
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4601
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2351
49  Verdi JMJS 10.4.22 3055
48  draw hexa JMJS 10.4.9 1705
47  asfifo - Async FIFO JMJS 10.4.8 1526
46  VHDL을 이용한 회로설계의 장점 JMJS 02.3.14 3213
45  synplify batch JMJS 10.3.8 2289
44  전자시계 Type A JMJS 08.11.28 1783
43  I2C Webpage JMJS 08.2.25 1652
42  PC에서 간단히 Verilog 실행해보기 (Icarus Verilog) JMJS 13.1.14 6106
41  [Verilog]vstring JMJS 17.9.27 1898
40  Riviera Simple Case JMJS 09.4.29 3080
39  [VHDL]DES Example JMJS 07.6.15 2777
38  [verilog]RAM example JMJS 09.6.5 2575
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 1793
36  Jamie's VHDL Handbook JMJS 08.11.28 2442
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3082
34  RTL Job JMJS 09.4.29 1942
33  [VHDL]type example - package TYPES JMJS 06.2.2 1633
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9635
30  [verilog]array_module JMJS 05.12.8 2010
29  [verilog-2001]generate JMJS 05.12.8 3250
28  protected JMJS 05.11.18 1842
27  design에 latch가 있으면 안되나요? JMJS 09.7.20 2675
26  bus의 데이타를 각 bit별로 출력하는 방법은? JMJS 04.11.9 1724
25  component를 생성해서 다른 곳에서 호출하는 방법 JMJS 04.11.4 2267
23  Array Of Array JMJS 04.8.16 1837
22  dumpfile, dumpvars JMJS 04.7.19 3464
21  Vending Machine Jamie 02.12.16 10076
20  Mini Vending Machine1 Jamie 02.12.10 6790
19  Mini Vending Machine Jamie 02.12.6 9721
18  Key Jamie 02.11.29 4844
17  Stop Watch Jamie 02.11.25 5563
16  Mealy Machine Jamie 02.8.29 6623
15  Moore Machine Jamie 02.8.29 17329
14  Up Down Counter Jamie 02.8.29 3850
13  Up Counter Jamie 02.8.29 2568
12  Edge Detecter Jamie 02.8.29 2824
11  Concept4 Jamie 02.8.28 1926
10  Concept3 Jamie 02.8.28 1874
9  Concept2_1 Jamie 02.8.28 1766
8  Concept2 Jamie 02.8.28 1826
7  Concept1 Jamie 02.8.26 2066
6  Tri State Buffer Jamie 02.8.26 3357
5  8x3 Encoder Jamie 02.8.28 4012
4  3x8 Decoder Jamie 02.8.28 3697
3  4bit Comparator Jamie 02.8.26 3068
2  가위 바위 보 게임 Jamie 02.8.26 5475
1  Two Input Logic Jamie 02.8.26 2287
[1]