¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 222 97  test plusargs value plusargs JMJS 24.9.5 277 96  color text JMJS 24.7.13 280 95  draw_hexa.v JMJS 10.6.17 2485 94  jmjsxram3.v JMJS 10.4.9 2241 93  Verilog document JMJS 11.1.24 2845 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2437 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3856 90  gtkwave PC version JMJS 09.3.30 2199 89  ncsim option example JMJS 08.12.1 4578 88  [¿µ»ó]keywords for web search JMJS 08.12.1 2211 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6480 86  ncverilog option example JMJS 10.6.8 8053 85  [Verilog]Latch example JMJS 08.12.1 2794 84  Pad verilog example JMJS 01.3.16 4713 83  [ModelSim] vector JMJS 01.3.16 2412 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2696 81  [temp]PIPE JMJS 08.10.2 2054 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 2147 79  YCbCr2RGB.v JMJS 10.5.12 2351 78  [VHDL]rom64x8 JMJS 09.3.27 1935 77  [function]vector_compare JMJS 02.6.19 1855 76  [function]vector2integer JMJS 02.6.19 1971 75  [VHDL]ram8x4x8 JMJS 08.12.1 1828 74  [¿¹]shift JMJS 02.6.19 2223 73  test JMJS 09.7.20 2014 72  test JMJS 09.7.20 1746 71  test JMJS 09.7.20 1724 70  test JMJS 09.7.20 1825 69  test JMJS 09.7.20 1867 68  test JMJS 09.7.20 1810 67  test JMJS 09.7.20 1723 66  test JMJS 09.7.20 1709 65  test JMJS 09.7.20 1801 64  test JMJS 09.7.20 2013 63  test JMJS 09.7.20 2033 62  test JMJS 09.7.20 1957 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3757 60  test JMJS 09.7.20 1678 59  test JMJS 09.7.20 1822 58  test JMJS 09.7.20 1796 57  test JMJS 09.7.20 1748 56  test JMJS 09.7.20 1798 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2363 54  [verilog]create_generated_clock JMJS 15.4.28 2340 53  [Verilog]JDIFF JMJS 14.7.4 1604 52  [verilog]parameter definition JMJS 14.3.5 1900 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4852 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2604 49  Verdi JMJS 10.4.22 3365 48  draw hexa JMJS 10.4.9 1962 47  asfifo - Async FIFO JMJS 10.4.8 1819 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3476 45  synplify batch JMJS 10.3.8 2585 44  ÀüÀڽðè Type A JMJS 08.11.28 2100 43  I2C Webpage JMJS 08.2.25 1945 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 6096 41  [Verilog]vstring JMJS 17.9.27 2170 40  Riviera Simple Case JMJS 09.4.29 3289 39  [VHDL]DES Example JMJS 07.6.15 3085 38  [verilog]RAM example JMJS 09.6.5 2845 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 2128 36  Jamie's VHDL Handbook JMJS 08.11.28 2789 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3410 34  RTL Job JMJS 09.4.29 2250 33  [VHDL]type example - package TYPES JMJS 06.2.2 1888 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9453 30  [verilog]array_module JMJS 05.12.8 2389 29  [verilog-2001]generate JMJS 05.12.8 3481 28  protected JMJS 05.11.18 2151 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2957 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1947 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2574 23  Array Of Array JMJS 04.8.16 2092 22  dumpfile, dumpvars JMJS 04.7.19 3712 21  Vending Machine Jamie 02.12.16 10171 20  Mini Vending Machine1 Jamie 02.12.10 7059 19  Mini Vending Machine Jamie 02.12.6 9908 18  Key Jamie 02.11.29 5066 17  Stop Watch Jamie 02.11.25 5731 16  Mealy Machine Jamie 02.8.29 6822 15  Moore Machine Jamie 02.8.29 18101 14  Up Down Counter Jamie 02.8.29 4163 13  Up Counter Jamie 02.8.29 2855 12  Edge Detecter Jamie 02.8.29 3073 11  Concept4 Jamie 02.8.28 2157 10  Concept3 Jamie 02.8.28 2168 9  Concept2_1 Jamie 02.8.28 2052 8  Concept2 Jamie 02.8.28 2149 7  Concept1 Jamie 02.8.26 2312 6  Tri State Buffer Jamie 02.8.26 3653 5  8x3 Encoder Jamie 02.8.28 4267 4  3x8 Decoder Jamie 02.8.28 3922 3  4bit Comparator Jamie 02.8.26 3310 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5605 1  Two Input Logic Jamie 02.8.26 2553 [1]